25万 - 50万 上海 | 3年以上 | 本科及以上 | 全职
职位福利:年终奖金,五险一金,福利好,免费班车,交通补助,技术领先,成长空间大
发布时间:2021-11-15 发布者：vicky cai
投递简历
描述：
岗位职责:
Job Responsibilities:
- Responsible for Front-End chip implementation including design, implementation and execution of the flow that starts with RTL code and ends with the delivery of a netlist package ready for physical design.
- Responsible for ASIC design methodology and flow development, interfacing with EDA vendors on technology.
Job Requirements:
- MS degree of EE.
- Familiar with Verilog RTL design and has experience of large digital ASIC project.
- Familiar with front-end EDA tools and flows (Design compiler, PrimeTime, Conformal,Verde)
- Familiar with unix/linux and scripts (tcl, perl etc.)
- Fluent English on talking, presentation and writing documents.
- Strong sense of task scheduling and deliver on time as predetermined milestones committed to manager.
浏览量：115
